Formal verification engineer student

Werkstudierende, Teilzeit · Kaiserslautern

Your mission
  • 10h/week, from July 2025, hybrid
  • Be trained in state-of-the-art formal verification techniques
  • Be part of our verification team and help us verifying customers designs
  • Work on your own, with a team or lead your own project
Your profile
  • Ability to work independently and in a team
  • Basic knowledge in SystemVerilog/VHDL
  • Business level English
  • Beneficial: basic knowledge in SVA
Why us?
  • Flexible working hours that allow you to be the boss of your own work
  • Contribute your own ideas and manage your own development
  • Remote and on-site work
  • Regular team events in a young, dynamic, intercultural team
  • Hands-on insight into the working world and the growth of a startup
About us
At LUBIS EDA, we help our customers to find simulation-resistant bugs in their high-risk IP blocks. There is a large demand for formal methods, as it is a very efficient way to tackle the industry’s verification problems. We developed a game-changing software solution that we use inhouse, making Formal Verification more intuitive and easier. We are looking for people that want to become an expert in their field. Make a change and built a company together with us!
Wir freuen uns auf Sie!
Wir freuen uns über Ihr Interesse an der Demo Daten GmbH. Bitte füllen Sie das folgende kurze Formular aus. Sollten Sie Schwierigkeiten mit dem Upload Ihrer Daten haben, wende Sie sich gerne per Email an hr@lubis-eda.com.
Dokument wird hochgeladen. Bitte warten Sie.
Fügen Sie alle erforderlichen (mit einem * gekennzeichneten) Angaben hinzu, um Ihre Bewerbung abzusenden.